A low latency and low power indirect topology for on-chip communication

dc.creatorUsman Ali Gulzari
dc.creatorSarzamin Khan
dc.creatorMuhammad Sajid
dc.creatorSheraz Anjum
dc.creatorFrank Sill Torres
dc.creatorHessam Sarjoughian
dc.creatorAbdullah Gani
dc.date.accessioned2025-05-22T12:45:26Z
dc.date.accessioned2025-09-09T00:03:50Z
dc.date.available2025-05-22T12:45:26Z
dc.date.issued2019
dc.identifier.doihttps://doi.org/10.1371/journal.pone.0222759
dc.identifier.issn1932-6203
dc.identifier.urihttps://hdl.handle.net/1843/82441
dc.languageeng
dc.publisherUniversidade Federal de Minas Gerais
dc.relation.ispartofPLOS One
dc.rightsAcesso Aberto
dc.subjectTelecomunicações
dc.titleA low latency and low power indirect topology for on-chip communication
dc.typeArtigo de periódico
local.citation.issue10
local.citation.spagee0222759
local.citation.volume14
local.description.resumoThis paper presents the Hybrid Scalable-Minimized-Butterfly-Fat-Tree (H-SMBFT) topology for on-chip communication. Main aspects of this work are the description of the architectural design and the characteristics as well as a comparative analysis against two established indirect topologies namely Butterfly-Fat-Tree (BFT) and Scalable-Minimized-Butterfly-Fat-Tree (SMBFT). Simulation results demonstrate that the proposed topology outperforms its predecessors in terms of performance, area and power dissipation. Specifically, it improves the link interconnectivity between routing levels, such that the number of required links isreduced. This results into reduced router complexity and shortened routing paths between any pair of communicating nodes in the network. Moreover, simulation results under synthetic as well as real-world embedded applications workloads reveal that H-SMBFT can reduce the average latency by up-to35.63% and 17.36% compared to BFT and SMBFT, respectively. In addition, the power dissipation of the network can be reduced by up-to33.82% and 19.45%, while energy consumption can be improved byup-to32.91% and 16.83% compared to BFT and SMBFT, respectively.
local.publisher.countryBrasil
local.publisher.departmentENG - DEPARTAMENTO DE ENGENHARIA ELETRÔNICA
local.publisher.initialsUFMG
local.url.externahttps://journals.plos.org/plosone/article?id=10.1371/journal.pone.0222759

Arquivos

Pacote original

Agora exibindo 1 - 1 de 1
Carregando...
Imagem de Miniatura
Nome:
A low latency and low power indirect topology for on-chip communication.pdf
Tamanho:
2.43 MB
Formato:
Adobe Portable Document Format

Licença do pacote

Agora exibindo 1 - 1 de 1
Carregando...
Imagem de Miniatura
Nome:
License.txt
Tamanho:
1.99 KB
Formato:
Plain Text
Descrição: