Single event upset rate determination for 65nm SRAM bit-cell in LEO radiation environments
Carregando...
Data
Título da Revista
ISSN da Revista
Título de Volume
Editor
Universidade Federal de Minas Gerais
Descrição
Tipo
Artigo de periódico
Título alternativo
Primeiro orientador
Membros da banca
Resumo
he degradation of SRAM bit-cells designed in a 65 nm bulk CMOS technology in a Sun-Synchronous Low Earth Orbit (LEO) ionizing radiation environment is analyzed. We propose an inflight SEU rate estimation approach based on a modeled heavy ion cross section as opposed to the standard experimental characterization. Effects of irradiation with estimated LET spectrum in SRAM bit cell, i.e. the location of sensitive regions, its tendency to cause upset, magnitude and duration of transient current as well as voltage pulses were determined. It was found with SEU map that 65 nm SRAM bit-cell can flip even if high LET particle strikes in close proximity of bit-cell outside the SRAM bit-cell area. The SEU sensitive parameters required to predict SEU rate of on-board target device, i.e., 65 nm SRAM were calculated with typical aluminum spot shielding using fully physical mechanism simulation. In order to characterize the robustness of scaled CMOS devices, state of the art simulation tools such as Visual TCAD/Genius, GSEAT/Visual Particle, runSEU, were utilized whereas LEO radiation environment assessment, upset rate prediction was accomplished with the help of OMERE-TRAD software.
Abstract
Assunto
Semicondutores complementares de óxido metálico, Circuitos de sinais mistos, Circuitos eletrônicos - Projetos
Palavras-chave
An SEU rate estimation approach based on a heavy ion cross section as opposed to the standard experimental characterization, SEU map shows 65 nm SRAM bit-cell can change state even if high LET particle strikes in close proximity of bit-cell area, The cost-effective MC TCAD simulations to determine the SEU cross-section/SEU rate of highly scaled advanced CMOS devices, identification of vulnerable or weak points of CMOS layout designs for specific radiation environment, applicable to various memory and logic device for estimation of their radiation response
Citação
Departamento
Curso
Endereço externo
https://www.sciencedirect.com/science/article/pii/S0026271417303554