Design of an advanced system-on-chip architecture for chaotic image encryption
Carregando...
Data
Título da Revista
ISSN da Revista
Título de Volume
Editor
Universidade Federal de Minas Gerais
Descrição
Tipo
Artigo de evento
Título alternativo
Primeiro orientador
Membros da banca
Resumo
With the rise of interconnected systems, security has become a crucial concern. As a result, there has been a growing interest in developing low-cost embedded cryptographic algorithms that are lightweight and can be integrated into System-on-Chip (SoC) devices. Digital chaotic systems have emerged as a promising approach for building secure communication systems, where various cryptosystems utilize chaotic dynamics to encrypt images into noise-like representations. Recent studies have demonstrated that finite-precision error can be used to derive chaos, which can be systematically applied to encrypt images. However, there is a lack of research on how SoC-based design constraints affect the overall performance of image encryption systems, especially for applications that are sensitive to latency. This study aims to address this gap by presenting an efficient architecture that explores a hardware/software co-design for image encryption based on finite-precision error, specifically designed for resource-limited devices and latency-sensitive applications. Our platform performs the capture and encryption of images with a size of 320 × 240. Using a benchmark image, results show that the developed cryptosystem architecture can encrypt images efficiently while offering low hardware occupation.
Abstract
Assunto
Processamento de sinais - Técnicas digitais
Palavras-chave
Performance evaluation , Chaotic communication , System performance , Heuristic algorithms , Reconfigurable logic , Interconnected systems , Encryption, System-on-Chip , chaos , chaotic systems , image encryption , finite-precision error , latency-sensitive applications, Image Encryption , Chaotic System , Cryptosystem , Encryption System , Benchmark Images , Uniform Distribution , Lookup Table , Natural Extension , Digital Signal Processing , Random Access Memory , Encryption Scheme , Stream Channel , Programmable Logic , High-level Synthesis , Bitwise Operations , Pixel Correlation , Differential Attacks
Citação
Departamento
Curso
Endereço externo
https://ieeexplore.ieee.org/document/10261963