Towards evolvable hardware and genetic algorithm operators to fail safe systems achievement

Página do item simplificado
dc.creatorGabriel Natan P. Silva
dc.creatorRicardo de Oliveira Duarte
dc.date.accessioned2025-04-15T14:36:00Z
dc.date.accessioned2025-09-08T23:38:48Z
dc.date.available2025-04-15T14:36:00Z
dc.date.issued2018
dc.identifier.doi10.1109/LATW.2018.8349669
dc.identifier.urihttps://hdl.handle.net/1843/81600
dc.languageeng
dc.publisherUniversidade Federal de Minas Gerais
dc.relation.ispartof19th Latin-American Test Symposium (LATS)
dc.rightsAcesso Restrito
dc.subjectHardware (Computadores)
dc.subjectCircuitos integrados digitais - Projetos e construção
dc.subject.otherHardware , Circuit faults , Genetic algorithms , Reliability , Table lookup , Complexity theory
dc.subject.otherFault Tolerance , Bio-Inspired , Evolvable Hardware , Genetic Algorithm , Adaptative Systems
dc.subject.otherEvolvable Hardware , Recovery Time , Algorithm In Order , Hardware Architecture , Evolution Operator , Evolutionary Concepts , Defects In Components , Fault Simulation , Search Algorithm , Evolutionary Algorithms , Functional Unit , System Output , Fault-tolerant , Lookup Table , Digital Circuits , Elimination Technique
dc.titleTowards evolvable hardware and genetic algorithm operators to fail safe systems achievement
dc.typeArtigo de evento
local.citation.spage1
local.description.resumoAs systems grow in complexity and extension, the analysis and comprehension of their dynamics becomes proportionally harder, reducing their reliability [1]. Currently, the most common and effective way to deal with faults is through redundancy, although it presents no self-adaptability and is subject to the availability of resources. In this context, it is proposed the investigation and implementation of bio-inspired hardware solutions. It is possible to find systems optimal configurations through the concept of evolution. Therefore, the purpose of this research is to reproduce a novel architecture [2] and analyze the Evolvable Hardware behavior in a FPGA with the capability to self-heal through the search and selection of new optimal hardware configurations assisted by a Genetic Algorithm in order to recover from a hardware service failure caused by component faults [3]. Thereby, it was implemented as a proof of concept a BCD decoder design, which presented a 100% output accuracy and was able to self-adapt, repairing failures caused by simulated faults in up to 35.9% of the cells. The recovery time is affected by the hardware architecture and the evolution operators. Finally, this research concludes that evolvable hardware is a promising alternative for autonomous design and fail-safe digital systems, although it still has potential for improvement and has limited scalability.
local.publisher.countryBrasil
local.publisher.departmentENG - DEPARTAMENTO DE ENGENHARIA ELETRÔNICA
local.publisher.initialsUFMG
local.url.externahttps://ieeexplore.ieee.org/document/8349669

Arquivos

Licença do pacote

Agora exibindo 1 - 1 de 1
Imagem de Miniatura
Nome:
License.txt
Tamanho:
1.99 KB
Formato:
Plain Text
Descrição:
Baixar

Coleções

Artigo de Evento

Logo UFMG